

Chamber Walls Coatings During Patterning of Dielectric Damascene Structures With a Metal Hard Mask: Consequences on Cleaning Strategies

T. Chevolleau, M. Darnon, T. David, N. Possémé, O. Joubert




Outline


- Introduction
- Experimental setup
 - Stack used and etch process flow
 - Etching reactors
- Chamber walls coating and cleaning procedure
 - after metallic hard mask opening
 - after dielectric etching
 - impact of chamber walls material
- Conclusion

Introduction (1)

Plasma patterning performances strongly depend on chamber walls stability that can be altered by wafer processing.



Today's
industrial
strategy




→ acceptable wafer-to-wafer reproducibility

Introduction (2)

How to characterize chamber walls coating ?

→ The air gap technique: Al_2O_3 floating sample fixed on top of the wafer



Chemical nature (and thickness) of the coatings on the chamber walls

Outline

- Introduction

- Experimental setup

- Stack and etch process flow
- Etch platform


- Chamber walls coating and cleaning procedure


- after metallic hard mask opening
- after dielectric etching
- impact of chamber walls material

- Conclusion

Experimental setup (1)

Patterning of damascene structures with metallic hard mask



 e-beam lithography: down to 100 nm pitch (L=S= 50 nm)

 TiN: deposited by PVD



 SiO₂ : deposited by PECVD

 Low k: Porous SiOCH (spin coated k=2.2; porosity 45%)

- TiN hard mask opening step (Cl₂/Ar plasma) in a silicon etcher (ICP)
- Ash step (O₂ plasma) in a silicon etcher
- SiO₂ and low-k etching (FC plasma) in an oxide etcher (MERIE)

Experimental setup (2)

200 mm Centura Platform 5200B (AMAT)



- ❑ Air gap thickness is chosen to prevent RF biasing for each etcher
- ❑ Etching time is adjusted to minimize the Al₂O₃ sample temperature that must be close to the chamber walls temperature


Outline

- Introduction
- Experimental setup
 - Stack used and etch process flow
 - Etching reactors

- Chamber walls coating and cleaning procedure
 - after metallic hard mask opening
 - after dielectric etching
 - impact of chamber walls material

- Conclusion

Chamber walls coating after TiN opening




- Thin Ti containing SiOCl layer after TiN etching
- Thin SiO_x/TiO_x mixed layer after TiN etching and PR removal
- F coming from AlF species sputtered from chamber walls

Cleaning procedure after TiN opening

Removal of Ti compounds from chamber walls

Cleaning step (Cl_2)





Cl_2 plasma removes Ti compounds from chamber walls

Two step cleaning procedure in the silicon etcher

- Cl_2 plasma
- SF_6/O_2 plasma

Chamber walls coating after dielectric etching

dielectric etching in the oxide etcher
($\text{CF}_4/\text{CH}_2\text{F}_2/\text{Ar}$)




❑ Thick Ti containing FC layer after dielectric etching

Cleaning procedure after dielectric etching

Removal of Ti compounds from chamber walls

Cleaning step (SF_6)



SF_6 plasma removes Ti compounds from chamber walls


Two step cleaning procedure in the oxide etcher

- SF_6 plasma

- O_2 plasma

Impact of chamber walls material on coating

After dielectric etching ($\text{CF}_4/\text{CH}_2\text{F}_2/\text{Ar}$)



- Ti containing FC layer whatever chamber walls material
- Nature of the coating independent of chamber walls material

Conclusion

Patterning of damascene structures with TiN hard mask

- ❑ **TiN opening step in a silicon etcher (ICP reactor)**
 - Thin SiO/TiO mixed layer after etching in Cl₂ plasma and O₂ strip
 - two step cleaning procedure (Cl₂ and SF₆/O₂ plasmas)

- ❑ **Dielectric etching in an oxide etcher (MERIE reactor)**
 - Ti containing FC layer in a FC plasma
 - two step cleaning procedure (SF₆ and O₂ plasmas)

- ❑ **Nature of the coatings independent of chamber walls material**